ForSyDe (FORmal System DEsign) is a methodology which addresses the design of SoC applications which may contain control as well as data flow dominated parts. Starting with a formal system specification, which captures the functionality of the system, it provides refinement methods inside the functional domain to transform the abstract specification into an efficient implementation model which serves as a starting point for synthesis into bardware and software. In this paper we illustrate with a case study of a digital equalizer how a ForSyDe model can be synthesized into a hardware, a software or a combined hardware/software implementation
INTRODUCTION
A SoC (System-on-a-Chip) will be able to integrate more and more heterogeneous computing resources. They can he dedicated (ASICs), programmable (processors and DSP), configurable (Fp-GAS), passive (memory) or most likely a mixture of these. The design methodology for such complex systems is not obvious.
The ForSyDe methodology [I] targets the design of SoC applications. It offers a mcdehg technique that results in an abstract and formal system model, and formal design transformation methods for a transparent refinement process of the system model into an efficient implementation model, which serves as a starting point for synthesis into hardware and software.
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In earlier papers [Z, 31 we have outlined a method for hardware synthesis. Based on this method we have developed a software synthesis method. In this paper we illustrate with a case study of a digital equalizer the synthesis of a ForSyDe model into a hardware, a software and a combined hardware/software description. Although the synthesis steps were applied manually, the whole synthesis process can be automated and the case study will he the groundwork for the future development of OUT synthesis tool,
RELATEDWORK
Keutzer et al. discuss system-level design in [7] . They point out, that "to be effective a design methodology that addresses complex systems must start at high levels of abstraction". In particular, a design methodology should separate (I) function (what the system is supposed to do) from architecture (how it does it) and (2) communication from computation. And they 'promote to use formal models and transformations in system design so that verification and synthesis can he applied to the advantage of the design methodology" and believe that "the most important point for functional specification is the underlying mathematical model of computation". These arguments not only strongly support but also establish the founditions of the ForSyDe methodology [I] . Edwards et al. [6] give a comprehensive overview ahout models of computation. The ForSyDe system model uses the perfect synchrony hypothesis which forms the basis for the family of the synchronous languages [4] . It assumes that the outputs of the system are synchronized with the system inputs, while the reaction of the system takes no observable time. This hypothesis abstracts from physical time and serves as a base for a mathematical formalism. F u n c t i o~l languages have been used in other research projects in electronic design. Reelde [ 1 I] used the functional language Haskell to model digital signal processing applications. Similarly to ns be modeled streams as infinite lists and used higher-order functions to operate on them. Finally, semantic-preserving methods were applied to transform a model into a more efficient representation. But this representation was not synthesized to hardware or software. Lava [5] is a hardware description language based on Haskell. It focuses on the structural representation of hardware and offers a variety of powerful connection patterns. Our approach uses the same language, hut addresses both data flow and control dominated applications, and adopts a synthesis method rather than dealing with s m c m on lower levels. Hardware ML (HML) [IO] is a hardware description language based on the f u n c t i o~l language Standard ML. Thongh HML uses some features of Standard ML, such as polymorphic functions and its type system, it is mainly an improvement of VHDL, while our system specification is on a significandy higher abstraction level with a very different computational model. . This model is then refined inside the functional domain by a stepwise application of well de6ned design transformations into an efficient implementation model. As the implementation model is a refined version of the system model, the Same validation and verification methods can be applied to both models. In the partitioning phase, the implementation model is partitioned into hardware and software blocks, which are mapped on architectural components. Only now, in the code generation phase, we leave the functional domain to generate VHDL or C code for the hardware and software parts.
THE FORSYDE METHODOLOGY

The Design Process
&-
The case study focuses on the synthesis into a hardware and software description. The refinement of the system model is briefly presented in Section 3.3 and not part of this case study.
The System Model
A system is modeled by concurrent pmesses. Signals connect processes with each other. A signal is defined as a set of events according to the denotational framework of Lee and SangiovannVincentelli [9] . It is possibly an infinite, ordered sequence of events.
Events have a tag and a value. Synchronous models require totally ordered events with the Same set of tags. Events with the same tag are processed synchronously. In order to model the absence of a value, a data type D can be extended into a data type D l by adding the special value 1 . Absent values are used to establish a total order of events when dealing with signals with different or aperiodic event rates.
To model processes, we use the concept of skeletons. A skeleton is a process consfmctor, which takes combinatorialfunctionr, i.e. functions that have no internal state, and values as input to construct a process. The concept of skeletons has the following additional properties:
A skeleton cleanly separates computation from synchronization. Synchronization is expressed by the skeleton and computation by the employed combinatorial function@).
Skeletons have a structural HW and SW interpretation. Thus a system model based on skeletons also has an interpretation in HW, SW or a mixture of both.
There are two classes of skeletons. The skeleton ZrpWfhSY is an example of a combinntorial skeleton. It repeatedly applies a function f painvise on all values of two input signals, and generates the corresponding output signal as illustrated in Figure 2 . A process Sum can be expressed as Sum = ripWifhSY(+). The skeleton mooreSY is an example for a sequential skeleton. It models a finite state machine of Moore type. The skeleton takes a function ns to calculate the next state as first argument, a function out to calculate the output as second argument and a value so for the initial state as last argument. Thus a process Moore = mooreSY(ns,out,so) implements the behavior of a finite state machine. In hardware such process is implemented as follows. The functions ns and ouf are implemented as combinatorial circuits, the next state and output decoder, and the state is maintained by the memory elements with the initial state so, as shown in Figure 3 .
Next
Figure 3: Process Construction with mooreSY
Processes can be glued together to build networks of processes. Such a network is called a block Figure 4 shows how a block is formed by a network of processes. The function of a block is expressed by a set of equations. In the same way, blocks can be composed into higher level blocks, subsystems and a system. The hierarchy can be represented by a structural object tree in which we distinguish three layers as illustrated in Figure 5 . The top layer is the system layer which defines the system's interfaces to its environment. The middle layer is the subqstem layer which consists of one or more levels of networks of blocks. The bottom layer is the process kzyer. In order to allow for formal design on a high abstraction level, the system model has the following characteristics:
It is based on a synchronous compurational model, which cleanly separates computation from communication.
e It is purelyfuflcrional and deferministic.
It uses ideal dara fypes such as lists with infinite size
We have chosen the functional language Haskell [14] as modeling language. Haskell is based on a formal semantics and includes many powerful concepts such as higher-order functions, which fit well with the semantics of the ForSyDe system model. In addition the system model is executable.
Refinement of the System Model
The system model abstracts from implementation details, such as buffer sizes and low-level communication mechanisms. This enables the designer to focus on the functional behavior on the system rather than smctnre and architecture. This abstract nature leaves a wide design space for further design exploration and design refinement, which is supported by our transformational refinement technique [I] .
During the refinement phase the system model is stepwise refined through the use of well defined design transformations from an initial specification model So to a final optimized implementation model S, (Figure 6 ). other function powerful transformations can he applied to change the process struchre. For instance, processes can be merged and split, functions inside processes can be moved from one process to another. Thus, at this level it is much easier to explore alternative designs than at the VHDL, SystemC, or C level. Semantic preserving transformations are mainly used to optimize the model for synthesis.
Design Decisions Design Decisions change the meaning ofa model. A typical design decision is the refinement of an infinite buffer into a fixed-size buffer with n elements. While such a design decision clearly modifies the semantics, the transformed model may still behave in the same way as the original model. For instance, if it is possible to prove, that a certain huffer will never contain more than n elements, thc ideal buffer can be replaced by a finite one of size n.
Usually before synthesis the system model is refined into an implementation model using our refinement technique. However, for this case study we used the initial system model as a starting point for the synthesis process since the synthesis principles are the same.
CASE STUDY: THE DIGITAL EQUAL-IZER
The digital equalizer regulates the bass and treble parts of an input audio signal in response to the button levels. In addition, it prevents the bass from exceeding a predefined threshold in order not to damage the later stages in the audio system.
In our case study we have synthesized the digital equalizer model into a hardware, a software and a combined hardware/software description. The refinement was not part of the case study. Since HW synthesis has already been presented in [Z, 31 we illustrate the synthesis steps by mainly focusing on the synthesis to software and a combined hardwarelsoftware description.
The Digital Equalizer Model
'
The digital equalizer is structurally decomposed into four functional blocks or subsystems shown in Figure 7 . The function ofthe 
Synthesis Technique
In our earlier work [2, 31 we have outlined a synthesis method for hardware. Based on this method we have extended this method to cover also software synthesis. In this case study we follow the steps in Figure 9 to synthesize the digital equalizer into a hardware and software description written in behavioral VHDL and C. It reflects the layered stmcture of the system model. The synthesis task Subsystem Layer Svstem Laver Figure 9 : The Synthesis Technique in ForSyDe is divided into thee sub-tasks, each of which corresponds to one layer in the system model. At first we synthesize the process layer. W e identify all processes in the system model. Each process is constructed by a skeleton, at least one function, and in some cases values like initial states or generic parameters. The process synthesis is built on its skeleton template and the employed combinatorial function(s). Skeleton templates are created once, and later form a skeleton template library in order to he reused. Of courie, the data types of the modeling language are mapped to the corresponding data types of the target language, including primitive and compound data types. We also identify values, that are used together with skeletons to form processes. These values are translated to generic parameters or initial states in case of sequential skeletons. Next, we derive translations for all blocks. Since blocks are either composed of blocks or processes, the results from the process layer we used. A block can be implemented as a netlist of components in hardware or as a hierarchy of functions in software. Finally, the system layer is similarly constructed based on the r+ts from the second step, resulting in a single top-level component in HW and the main program in SW.
Software Synthesis
In the following sections we illustrate software synthesis of the digital equalizer according to Figure 9 . We have chosen to concentrate our presentation of the process layer on the synthesis of a FIR-Filler process in the Audio Filtir subsystem.
Process Layer
Here we show the synthesis of the paramefric process FIR[h) that is used to model the filter blocks of the block Audio Filter (Figure  8) . The FIR filter is shown in Figure 10 3. Function Translation. We translate the two combinatorial functions ipV(h) and shiflV in the FIR filter model into the function 'ipV' with an additional parameter 'h' and 'shiftlv' according to their definitions.
the FIR filter is modeled by the sequential skeleton mooreSY, where its VHDL template consists of three processes (refer to Figure 3) .
The next state decoder implements shiflV and the output decoder ipV(h). The sequential lozic implements the memory bank. Next, each subsystem can he easily &slated into a subsystem component cess layer according to the subsystem's intemal smcture. Finally the system layer is translated into a system component by insmtiatkg and the subsystem components from the suhsys.
tem layer according to the system structure. 
Subsystem and System Layer
A subsystem is composed of concurrent processes. However in our synthesis scenario there is only one microprocessor. A scheduling policy is needed. We apply the Periodic Admissible Sequential Schedule (PASS) algorithm developed for the scheduling of Synchronow Dura Flow (SDF) networks [8] to the subsystem and system layer of our system model. PASS is a nonempty ordered list of nodes (processes or subsystems) which can he executed repetitivelv.
HW-SW Implementation
In the case study we have also investigated a mixed HW/SW implementation with two separated clock domains. The data flow parts Audio Filrer and Audio Analyzer are the critical parts of the system and are implemented in HW. The control parts Bunon Control and Distonion Control can run at a much lower speed since the buttons are only pressed occasionally. Thus we implement the control parts in SW. Since we have already separately synthesized the digital equalizer into H W and SW, we rewe the data flow parts in HW and the control parts in SW. In addition we introduce an asynchronous interface, a handshake protocol, to handle the communication between the two parts. This asynchrono& communcation mechanism enables us to t u n a synchronous system into a GALS (Globally Asynchronous Locally Synchronous) 1121 [13] system to meet design constraints. Figure 11 shows the smchue of the implementation using a sender Send and receiver Rec process for each connection. The protocol works as follows. After data is . BAmp,TrAmp,Sum} in the fo1io\;ing PASS: -
The subsystem function 'AudioFilter' is created by calling its process functions by the PASS sequence. In the same way we transform the other three subsystems of the digital equalizer into system functions.
components, leading to a PASS for the digital equalizer:
PASS(SW) = { R , R, DC, BC, S,S}
We have validated this mixed hardwarelsoftware implementation by co-simulation using the VHDLForeign Language Interface (Er)
Of the ModelSim simulator allows to replace a VHDL architecture with C code or to replace the body of a VHDL function with C code. Using the FLI we have
At the system layer we schedule the four parallel subsystem Graphics. The 'lHDL PASS(Equu1izer) = {BC,AF,AA,DC} co-simulated the hardware parts (VHDL) and siftware parts (C)
together with the handshaldng protocol (VHDL and C).
CONCLUSION
The 'Buttoncontrol' function should run first due to the initial value init of the override signal.
Hardware Synthesis
Haskell Model I( VHDL (Ratio) I C (Ratio)
ing the same steps as the SW synthesis. For the process layer, a process in ForSyDe is translated into a component in VHDL. The synthesis is also centered on the skeleton template in Hw. For instance,
The HW synthesis of the digital equalizer has been done follow-
185
(1 1278 (6.91) I 1420 (7.68) With a case study of a digital equalizer we have demonstrated the synthesis of an abstract ForSyDe system model into a hardware, a software and a combined hardware/sohware description. Table 1 compares the number of code lines of the ForSyDe model of the digital equalizer in Haskell, with its translated results, the hardware representation in behavioral VHDL as well as the software representation in C. Although the synthesis has been done manually it can he automated because of the formal definition of the synthesis steps. The synthesis technique is an integral part of our methodology. We have formulated the basic foundations and techniques of the ForSyDe methodology including modeling, refinement as well as synthesis, and have applied them manually for several designs. We will continue ow work with the development of tool support in order to automate the design flow.
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